

# A 110-W AlGaIn/GaN HETEROJUNCTION FET ON THINNED SAPPHIRE SUBSTRATE

Y. Ando, Y. Okamoto, H. Miyamoto, N. Hayama, T. Nakayama, K. Kasahara, M. Kuzuhara

Photonic and Wireless Devices Research Laboratories, NEC Corporation  
2-9-1 Seiran, Otsu 520-0833 JAPAN  
TEL: +81-77-537-7684 FAX: +81-77-537-7689 E-mail: y-ando@bp.jp.nec.com

## Abstract

SiN-passivated AlGaIn/GaN heterojunction FETs (HJFETs) were fabricated on a thinned sapphire substrate. A 16 mm-wide HJFET on a 50  $\mu\text{m}$ -thick sapphire exhibited 22.6 W (1.4 W/mm) CW power, 41.9 % PAE, and 9.4 dB linear gain at 26 V drain bias. Also, a 32 mm-wide device, measured under pulsed operation, demonstrated 113 W (3.5 W/mm) pulsed power at 40 V drain bias. To our best knowledge, 113 W total power is the highest achieved for GaN on any substrate, establishing the validity of the *GaN-on-thinned-sapphire technology*.

## Introduction

Recently, wide bandgap semiconductor GaN has received increased attention because of its great potential for microwave power devices. Previous GaN FET on SiC technology (1)-(4) includes 9.8 W/mm power density for a 150  $\mu\text{m}$ -wide device (1), 22.9 W CW power for a 4 mm-wide hybrid-matched device (2), and 51 W pulsed power for an 8 mm-wide flip-chip IC (3). Regarding GaN FET on sapphire, (1), (5), (6), 6.5 W/mm power density for a 100  $\mu\text{m}$ -wide device (1) and 7.6 W total CW power for a 6 mm-wide device (5) were reported. Relatively inferior power performance of GaN on sapphire is due to the lower thermal conductivity of sapphire (0.42 W/cm-K) compared to SiC (4.9 W/cm-K).

In this work, a thinned sapphire substrate was applied for thermal management of AlGaIn/GaN heterojunction FETs (HJFETs). Also, SiN passivation was used for suppressing surface trap effects.

## Device Structure & Processing

Fig. 1 illustrates a schematic of the fabricated HJFET structure. An undoped  $\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}$ / GaN heterostructure was grown by metal organic chemical vapor deposition (MOCVD) on 330  $\mu\text{m}$ -thick (0001) sapphire substrates. Ti/Al ohmic electrodes were fabricated by lift-off and alloyed using rapid thermal annealing (RTA) at 650  $^{\circ}\text{C}$ . The contact resistance ( $R_c$ ) measured using transmission line model (TLM) was approximately 5  $\Omega\text{mm}$ . The comparatively high  $R_c$  is attributed to the tunnel resistance across the undoped AlGaIn barrier. 0.9  $\mu\text{m}$ -long Ni/Au gates were formed using optical lithography process. Distance between gate and ohmic electrodes are 1.0  $\mu\text{m}$ . Devices were passivated by 120 nm-thick SiN deposited using plasma-enhanced chemical vapor deposition (PECVD) (6). A standard Au-plated air-bridge process was used to fabricate multi-fingered HJFETs. Finally, the sapphire substrates were mechanically polished (7) and the substrate thickness ( $t_{\text{sub}}$ ) was reduced from 330 to 50  $\mu\text{m}$ . Fig. 2 shows the photo of a 32 mm-wide 8-cell HJFET. Each cell has 10 gate fingers with width of 400  $\mu\text{m}$ . The gate pitch is 30  $\mu\text{m}$ .




Fig. 1. Schematic of fabricated AlGaIn/GaN HJFET structure




Fig. 2. Layout of a 32 mm-wide 8-cell HJFET (3.0 mm=1.0 mm)

## DC & Small-Signal Characteristics

### A. DC Characteristics

Fig. 3 shows  $I$ - $V$  characteristics for 40  $\mu\text{m}$ -wide HJFETs. SiN-passivated devices exhibited a maximum drain current ( $I_{\text{max}}$ ) of 600 mA/mm, a maximum transconductance ( $g_{\text{max}}$ ) of 110 mS/mm, and a threshold voltage ( $V_{\text{th}}$ ) of -5 V. For unpassivated HJFETs fabricated using the same processing,  $I_{\text{max}}$  = 300 mA/mm,  $g_{\text{max}}$  = 70 mS/mm, and  $V_{\text{th}}$  = -5 V. The increase in  $I_{\text{max}}$  and  $g_{\text{max}}$  with passivation would be due to change of surface pinning level. The two-terminal gate-drain breakdown voltage ( $BV_{\text{gd}}$ ) was >100 V for unpassivated devices, while  $BV_{\text{gd}}$  was typically 60 V for SiN-passivated devices. No degradation in DC characteristics due to the substrate polishing was observed.

### B. Small-Signal Characteristics

Small-signal characteristics for 100  $\mu\text{m}$ -wide HJFETs were characterized by on-wafer S-parameter measurements from 0.5 to 40 GHz. SiN-passivated devices exhibited a unity current gain cutoff frequency ( $f_T$ ) of 10 GHz and a maximum oscillation frequency ( $f_{\text{max}}$ ) of 35 GHz. For unpassivated devices,  $f_T$  = 9 GHz and  $f_{\text{max}}$  = 40 GHz. Decrease in  $f_{\text{max}}$  with passivation is attributed to increased contribution of the feedback capacitance, i.e., increased  $C_{\text{gd}}/C_{\text{gs}}$  ratio due to the large permittivity of SiN.

### Frequency Dispersion of Drain Current

Frequency dispersion of the drain current was measured using gate pulse from -5 to +1 V with a pulse width ( $t_{\text{pulse}}$ ) between 10  $\mu\text{s}$  and 100 ms. Fig. 4 shows frequency dispersion of the




Fig. 3.  $I$ - $V$  Characteristics of 40  $\mu\text{m}$ -wide passivated and unpassivated HJFETs

pulsed drain current normalized by the DC value ( $I_{\text{d}}(\text{pulse})/I_{\text{d}}(\text{DC})$ ) for passivated and unpassivated HJFETs measured at  $V_{\text{ds}}$  = 15 V. The unpassivated device exhibited large dispersion (>50 %), while dispersion was negligible for the SiN-passivated device. Drastic suppression of the drain current dispersion indicates that SiN passivation reduces response of the surface traps.

## Large-Signal Characteristics

### A. On-Wafer Measurement

On-wafer load-pull measurements were performed at 2 GHz for 1 mm-wide HJFETs ( $t_{\text{sub}}$  = 330  $\mu\text{m}$ ). The SiN-passivated device exhibited 2.1 W (2.1 W/mm) CW saturated output power ( $P_{\text{sat}}$ ), 37.1 % power added efficiency (PAE), and 16.7 dB linear gain ( $G_L$ ) at  $V_{\text{ds}}$  = 35 V. For the unpassivated device,  $P_{\text{sat}}$  = 1.2 W (1.2 W/mm), PAE = 40.0 %, and  $G_L$  = 18.6 dB at  $V_{\text{ds}}$  = 35 V. Fig. 5 shows drain bias dependence of  $P_{\text{sat}}$  for the passivated and unpassivated HJFETs. The SiN-passivated device shows almost linear increase of  $P_{\text{sat}}$  as a function of  $V_{\text{ds}}$ , while the unpassivated device shows saturation of  $P_{\text{sat}}$  at  $V_{\text{ds}}$  > 25 V. The enhanced power density at high drain bias is due to the suppressed surface trap response with SiN passivation. Also, improvement of  $P_{\text{sat}}$  at low drain bias ( $V_{\text{ds}}$  < 25 V) is attributed to the improved DC characteristics, i.e., the higher  $I_{\text{max}}$  and the lower on resistance, with SiN passivation.

### B. Packaged Measurement

SiN-passivated multi-cell HJFETs ( $W_g$  = 8, 16, and 32 mm) on thinned sapphire were packaged into ceramic carriers. CW load-pull measurements were performed at 1.95 GHz. Fig. 6 shows drain bias dependence of CW saturated power for the




Fig. 4. Drain current pulse dispersion for 40  $\mu\text{m}$ -wide passivated (opened circles) and unpassivated (closed circles) HJFETs

multi-cell HJFETs with different substrate thicknesses ( $t_{\text{sub}} = 50$  and  $100 \mu\text{m}$ ). For  $t_{\text{sub}} = 100 \mu\text{m}$ , the thermal breakdown occurred during CW measurements at  $V_{\text{ds}} > 18 \text{ V}$ , while for  $t_{\text{sub}} = 50 \mu\text{m}$ ,  $P_{\text{sat}}$  increases almost linearly with  $V_{\text{ds}}$  up to  $26 \text{ V}$ . An 8 mm-wide passivated HJFET on a  $50 \mu\text{m}$ -thick sapphire exhibited  $11.9 \text{ W}$  ( $1.5 \text{ W/mm}$ ) CW power,  $49.7 \%$  PAE, and  $13.3 \text{ dB } G_L$  at  $V_{\text{ds}} = 26 \text{ V}$ . Fig. 7 presents a CW power sweep for a 16 mm-wide passivated HJFET ( $t_{\text{sub}} = 50 \mu\text{m}$ ).  $22.6 \text{ W}$  ( $1.4 \text{ W/mm}$ ) CW power,  $41.9 \%$  PAE and  $9.4 \text{ dB } G_L$  were measured at  $V_{\text{ds}} = 26 \text{ V}$ .

$1.95 \text{ GHz}$  pulsed power measurements were performed using  $8 \mu\text{s}$  pulse and  $10 \%$  duty cycle. Fig. 8 presents a pulsed power sweep for a  $32 \text{ mm}$ -wide passivated HJFET on a thinned sapphire ( $t_{\text{sub}} = 50 \mu\text{m}$ ).  $113 \text{ W}$  ( $3.5 \text{ W/mm}$ ) pulsed power and  $6.8 \text{ dB } G_L$  were measured at  $V_{\text{ds}} = 40 \text{ V}$ . PAE is not shown here, since pulsed response of the drain current was not monitored. Fig. 9 shows the pulsed power as a function of drain bias. Pulsed power increases almost linearly with  $V_{\text{ds}}$ . Measured  $P_{\text{sat}}$  increases along a theoretical class-A limit supposing  $I_{\text{max}} = 0.4 \text{ A/mm}$ . DC measurements of multi-fingered HJFETs ( $W_g > 1 \text{ mm}$ ) showed  $I_{\text{max}} = 0.4\text{--}0.5 \text{ A/mm}$ . Therefore, this result indicates near-ideal operation of this device up to  $40 \text{ V}$ . Table I summarizes power performance of multi-cell HJFETs on a thinned sapphire.

Fig. 10 plots the total power as a function of the gate width. Also, GaN FET results from literature are plotted.  $113 \text{ W}$  pulsed power is the highest achieved for GaN on any substrate. Also,  $22.6 \text{ W}$  CW power is comparable to the record CW power ( $22.9 \text{ W}$ ) of GaN on SiC (2). These results clearly indicate the validity of the *GaN-on-thinned-sapphire technology*.




Fig. 5. CW power vs. drain bias for a 1 mm-wide passivated (opened circles) and unpassivated (closed circles) HJFETs

TABLE I  
POWER PERFORMANCE OF SiN-PASSIVATED AlGaIn/GaN HJFETs ON THINNED SAPPHIRE SUBSTRATE

$W_g \text{ (mm)}$	$P_{\text{sat}} \text{ (W)}$	PAE (%)	$G_L \text{ (dB)}$	$V_{\text{ds}} \text{ (V)}$	Duty cycle
8	11.9	49.7	13.3	26	CW
16	22.6	41.9	9.4	26	CW
32	113	---	6.8	40	Pulse

### Conclusion

In conclusion, AlGaIn/GaN HJFETs were fabricated on a thinned sapphire substrate. Power density was improved with SiN passivation, which suppresses the drain current pulse dispersion. A 16 mm-wide device on a  $50 \mu\text{m}$ -thick sapphire substrate exhibited  $22.6 \text{ W}$  ( $1.4 \text{ W/mm}$ ) CW power,  $41.9 \%$  PAE, and  $9.4 \text{ dB } G_L$  at  $V_{\text{ds}} = 26 \text{ V}$ . Also, a  $32 \text{ mm}$ -wide device on a  $50 \mu\text{m}$ -thick sapphire substrate, measured under pulsed operation, demonstrated  $113 \text{ W}$  ( $3.5 \text{ W/mm}$ ) pulsed power and  $6.8 \text{ dB } G_L$  at  $V_{\text{ds}} = 40 \text{ V}$ . To our best knowledge,  $113 \text{ W}$  pulsed power is the highest achieved for GaN on any substrate, establishing the validity of the *GaN-on-thinned-sapphire technology*.

### Acknowledgment

This work was performed as a part of the Regional Consortium Program supported by NEDO. The authors would like to thank M. Mizuta, T. Uji, and M. Ogawa with NEC Corporation for their continuing support. Prof. Y. Ohno with Tokushima University and T. Tamanuki, A. Wakejima, K. Ota, W. Contrata, and M. Tomita with NEC Corporation are also thanked for their discussion and help.




Fig. 6. CW saturated power vs. drain bias for 16 mm-wide passivated HJFETs with different sapphire thicknesses




Fig. 7. CW power sweep for a 16 mm-wide passivated HJFET on a 50  $\mu$ m-thick sapphire ( $V_{ds}=26$  V)




Fig. 9. Pulsed power vs. drain bias for a 32 mm-wide passivated HJFET on a 50  $\mu$ m-thick sapphire




Fig. 8. Pulsed power sweep for a 32 mm-wide passivated HJFET on a 50  $\mu$ m-thick sapphire ( $V_{ds}=40$  V, duty cycle = 10 %)




Fig. 10. Total power of GaN-based FETs vs. gate width in this work (large circles) and from literature (small symbols)

## References

- (1) Y. -F. Wu, D. Kapolnek, J. P. Ibbetson, P. Parikh, B. P. Keller, U. K. Mishra, IEEE Trans. Electron Devices, vol. 48, pp. 586, 2001.
- (2) C. Nguyen, M. Micovic, D. Wong, A. Kurdoghlian, P. Hashimoto, P. Janke, L. McCray, J. Moon, in 2000 IEEE GaAs Digest, pp. 11 (Seattle, Nov. 5-8, 2000).
- (3) Y. -F. Wu, P. M. Chavarkar, M. Moore, P. Parikh, B. P. Keller, U. K. Mishra, in 2000 IEDM Technical Digest, pp. 375 (San Francisco, Dec. 10-13, 2000).
- (4) S. T. Sheppard, K. Doverspike, W. L. Pribble, S. T. Allen, J. W. Palmour, L. T. Kehias, T. J. Jenkins, IEEE Electron Device Lett., vol. 20, pp. 161, 1999.
- (5) Y. -F. Wu, B. P. Keller, S. Keller, J. J. Xu, B. J. Thibault, S. P. Denbaars, U. K. Mishra, IEICE Trans. Electron., vol. E82-C, pp. 1895, 1999.
- (6) B. M. Green, K. K. Chu, E. M. Chumbes, J. A. Smart, J. R. Shealy, L. F. Eastman, IEEE Electron Device Lett. vol. 21, pp. 268, 2000.
- (7) N. Hayama, K. Kunihiro, Y. Okamoto, K. Kasahara, T. Nakayama, Y. Ohno, K. Matsunaga, H. Miyamoto, Y. Ando, M. Kuzuhara, in 2001 MRS Spring Meeting Digest, pp. 117 (San Francisco, April 16-20, 2001).
- (8) Y. Ando, Y. Okamoto, H. Miyamoto, N. Hayama, T. Nakayama, K. Kasahara, Y. Ohno, M. Kuzuhara, presented at 4<sup>th</sup> Int'l Conf. Nitride Semiconductors (Denver, July 16-20, 2001).